Processes20 nm width etching of Poly-Si by RIE

This is the result of Poly-Si gate etching of an XMOS (double-gate MOS) device using a loadlock RIE system. Vertical anisotropic etching of Poly-Si is achieved using a 16 to 20 nm wide mask.

Photo courtesy of National Institute of Advanced Industrial Science and Technology